PCB via resistance and drop

Assumptions to check

• The entered PCB-via-resistance values represent the stated operating condition.
• This standard approximation is evaluated in the declared lumped or first-pass model.
• A PCB-via-resistance calculation is not a component qualification or safety approval.

What this PCB-via-resistance calculation establishes

Estimate plated via barrel DC resistance from finished hole diameter, plating thickness, and via length. The useful result is the stated electrical quantity and the decision it supports, not an unstated claim about a finished product. This engine keeps the governing relationship visible so an input, unit, condition, or model boundary can be reviewed before a value becomes a component or layout choice.

Via resistance uses the thin-shell barrel approximation: resistivity times length, divided by a cross-sectional area of pi times finished-hole diameter times plating thickness. Treat the number as a first-pass result for the declared operating point. When a source, load, temperature, frequency, waveform, component tolerance, or measurement condition changes, repeat the calculation at the relevant corner rather than assuming the nominal answer persists.

Worked decision context

A 0.3 mm finished via, 25 µm plating, and 1.6 mm length gives about 1.17 mΩ at 20°C using the thin-shell area model. That example verifies the equation and illustrates the scale of the result, but it does not select a part by itself. Compare the result with available values, ratings, tolerance bands, and the receiving circuit or physical environment before implementation.

Use the primary output to identify the binding constraint. If it leaves little margin, document which input dominates and use selected-part data, a higher-fidelity model, simulation, or measurement. This is especially important when a small numerical difference changes a thermal, timing, noise, or reliability decision.

Limits and validation handoff

Real barrel plating is not perfectly uniform, and multiple vias in parallel need an explicit current-sharing assumption beyond this single-via estimate. The calculation does not silently include omitted parasitics, installation conditions, manufacturing variation, or product policy. Those conditions can be decisive even when the arithmetic is exact for the selected model.

Record inputs, units, model assumptions, and the intended decision with the result. Verify the leading risk against the selected component data sheet and a representative measurement when the circuit has consequential energy, high voltage, safety, compliance, or reliability requirements.

Common mistakes

• Treating the PCB-via-resistance result as a guaranteed operating limit rather than a first-pass standard approximation estimate.
• Mixing a data-sheet value measured under one condition with this PCB-via-resistance calculation performed at another.
• Selecting a component before checking the boundary this calculation names: real barrel plating is not perfectly uniform, and multiple vias in parallel need an explicit current-sharing assumption beyond this single-via estimate.

Model limit and handoff

Keep the entered PCB-via-resistance conditions with the calculation, then validate the binding limit using the selected component, physical implementation, and representative operating corner.

FAQs